

11/22/00
JC944 U.S. PTO

11-24-00

A

PATENT 81784.0215
Express Mail Label No. EL589806876US

Jc714 U.S. PTO
09/721056
11/22/00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Anticipated Classification
of this Application:

☒ Class 349 ☒ Subclass 138.000

Prior Application 08/852,486

Examiner: Andrew H. Lee

Art Unit: 2877

DIVISIONAL APPLICATION TRANSMITTAL

Box PATENT APPLICATION
Assistant Commissioner for Patents
Washington, D.C. 20231

Dear Sir:

This is a request for filing a divisional application pursuant to 37 C.F.R. § 1.53(b), of pending prior application:

Serial No. 08/852,486 filed May 7, 1997, by Norio Koma (inventor currently of record in prior application) for LIQUID CRYSTAL DISPLAY.

1. ☒ Enclosed is a copy of the prior application, including the oath or declaration as originally filed, or a replacement specification which does not add new matter.
2. ☒ The filing fee is calculated below:

CALCULATION OF FEES								
ITEM		TOTAL NO. OF CLAIMS		NO. OF CLAIMS OVER BASE	LG/SM \$ ENTITY FEE		\$ AMOUNT	\$ FEE
A	TOTAL CLAIMS FEE	27	-20	7	LG=\$18 SM=\$9	\$18	126	
B	INDEPENDENT CLAIMS FEE*	3	-3	0	LG=\$80 SM=\$40	\$0	0	
C	SUBTOTAL - ADDITIONAL CLAIMS FEE (ADD FINAL COLUMN IN LINES A + B)							\$ 126
D	MULTIPLE-DEPENDENT CLAIMS FEE					LARGE ENTITY FEE = \$270 SMALL ENTITY FEE = \$135		\$ 0
E	BASIC FEE					LARGE ENTITY FEE = \$710 SMALL ENTITY FEE = \$355		\$ 710
F	TOTAL FILING FEE (ADD TOTALS FOR LINES C, D, AND E)							\$ 836
	*LIST INDEPENDENT CLAIMS 19,28,37							

3. ☒ The Commissioner is hereby authorized to charge any fees which may be required, or credit any overpayment to Account No. 50-1314. A copy of this sheet is enclosed.

4. ☒ A check in the amount of \$ 836 is enclosed.
5. ☒ Cancel in this application original claim(s) 2-18 of the prior application before calculating the filing fee. (At least one original independent claim must be retained for filing purposes.)
6. ☒ Amend the specification by inserting before the first line the sentence:
- This is a ☐ continuation ☒ division of application Serial No. 08/852,486 filed May 7, 1997, which application is hereby incorporated by reference in its entirety.

7a. ☒ New formal drawings are enclosed.

7b. ☐ Priority of application Serial Nos.:

 application Serial No. filed is claimed under 35 U.S.C. § 119.

7c. ☐ The certified copy of the priority application was filed in prior application Serial No. , filed .

8. ☒ The prior application is assigned of record to: Sanyo Electric Co., LTD.

9. ☒ The power of attorney in the prior application is as listed on the attached copy of the declaration filed in the patent application.

a. ☒ The power appears in the original papers in the prior application.

b. ☐ Since the power does not appear in the original papers, a copy of the power in the prior application is enclosed.

c. ☒ Address all future communications to:


Wei-Fu Hsu
HOGAN & HARTSON L.L.P.
Biltmore Tower
500 South Grand Avenue, Suite 1900
Los Angeles, CA 90071
Telephone: (213) 337-6700
Facsimile: (213) 337-6701

10a. ☒ A preliminary amendment is enclosed. (Claims added by this amendment have been properly numbered consecutively beginning with the number next following the highest numbered original claim in the prior application.)

10b. ☐ A separate check for \$ is enclosed to cover additional claims added by the preliminary amendment.

11. ☐ Enclosed find the following declaration(s) in support of Small Entity status for this application:
- ☐ Inventor(s)
 - ☐ Individual other than inventor
 - ☐ Nonprofit organization
 - ☐ Small business concern
12. ☐ The statement(s) of Small Entity Status filed in the prior application is (are) still proper.
13. ☒ Other enclosure: postcard, certificate of express mail

Date: November 22, 2000


Wei-Fu Hsu
Registration No. 45,723

HOGAN & HARTSON L.L.P.
Biltmore Tower
500 South Grand Avenue, Suite 1900
Los Angeles, CA 90071
Telephone: (213) 337-6700
Facsimile: (213) 337-6701

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Norio Koma

Serial No: Not Assigned

Filed: November 22, 2000

For: LIQUID CRYSTAL DISPLAY

Art Unit: Not Assigned

Examiner: Not Assigned

CERTIFICATE OF MAILING VIA U.S. EXPRESS MAIL

"Express Mail" Mailing Label No. EL589806876US

Date of Deposit: November 22, 2000

Box PATENT APPLICATION

Commissioner for Patents

Washington, D.C. 20231

Dear Sir:

I hereby certify that

- ☒ two copies of a letter of transmittal
- ☒ check in amount of \$ 836 as filing fee
- ☒ Divisional patent application, 40 page(s) of specification; 27 claim(s); 1 page(s) of abstract
- ☒ copy of executed Declaration and Power of Attorney
- ☐ certified copy of [COUNTRY] patent application No. [APPL'N #] which was filed [FILING DATE] from which priority is claimed in the subject case pursuant to 35 U.S.C. § 119
- ☒ Preliminary Amendment
- ☒ return postcard

are being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service with sufficient postage under 37 C.F.R. § 1.10 on the date indicated above and are addressed to:

Box PATENT APPLICATION

Commissioner for Patents

Washington, D.C. 20231.

Date: November 22, 2000

Hogan & Hartson, LLP
500 South Grand Avenue, Suite 1900
Los Angeles, California 90071
Telephone: 213-337-6700
Facsimile: 213-337-6701

Darin Sutton

Name of person mailing papers

Signature

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Norio KOMA

Serial No: Not Assigned

Filed: November 22, 2000

For: LIQUID CRYSTAL DISPLAY

Art Unit: Not Assigned

Examiner: Not Assigned

PRELIMINARY AMENDMENT

Box PATENT APPLICATION

Commissioner for Patents

Washington, D.C. 20231

Dear Sir:

Prior to the first Office Action in the present application, please amend the above-referenced application as follows:

IN THE CLAIMS:

Please cancel claim 1 without disclaimer or prejudice.

Please add new claims 19-45 as follows:

--19. A liquid crystal display, comprising:

a first substrate;

a plurality of gate lines and drain lines formed on the first substrate;

thin film transistors each arranged at an intersection between a corresponding gate line and a corresponding drain line, and having a gate connected to the corresponding gate line, a drain connected to the corresponding drain line, and a source;

an interlayer insulation film formed covering the thin film transistors, the gate lines, and the drain lines;

a plurality of pixel electrodes each connected to the source of the thin film transistor and partially formed on the interlayer insulation film;

a second substrate disposed opposite the first substrate;
a liquid crystal layer arranged between the first and second substrates;
a common electrode formed on the second substrate; and
an orientation control window created in the common electrode; wherein
orientation direction of liquid crystal is divided by weak electric fields and/or
electric fields in a sloped direction generated by the orientation control window.

20. The liquid crystal display as claimed in claim 19, wherein
the interlayer insulation film has a thickness which can alleviate influence on
the liquid crystal layer from an electric field generated by the thin film transistors,
the gate lines, and the drain lines.

21. The liquid crystal display as claimed in claim 19, wherein the
interlayer insulation film has a thickness of at least 0.5 μm .

22. The liquid crystal display as claimed in claim 19, wherein the
interlayer insulation film has a thickness of at least 1 μm .

23. The liquid crystal display as claimed in claim 19, wherein the
interlayer insulation film has a thickness which is equal to or greater than half of
an interval between two adjacent pixel electrodes.

24. The liquid crystal display as claimed in claim 19, wherein at least a
part of each thin film transistor and/or gate line and/or drain line is disposed
beneath a corresponding pixel electrode.

25. The liquid crystal display as claimed in claim 24, wherein the
interlayer insulation film has a thickness which is equal to or greater than half of
an interval between two adjacent pixel electrodes.

26. The liquid crystal display as claimed in claim 24, wherein the width by
which a part of each thin film transistor and/or gate line and/or drain line is
projected from under a corresponding pixel electrode is no more than twice the
thickness of the interlayer insulation film.

27. The liquid crystal display as claimed in claim 24, wherein the width by
which a part of each thin film transistor and/or gate line and/or drain line is

projected from under a corresponding pixel electrode is no more than half of an interval between two adjacent pixel electrodes.

28. A liquid crystal display, comprising:

a first substrate;

a plurality of gate lines and drain lines formed on the first substrate;

thin film transistors each arranged at an intersection between a corresponding gate line and a corresponding drain line, and having a gate connected to the corresponding gate line, a drain connected to the corresponding drain line, and a source;

an interlayer insulation film formed covering the thin film transistors, the gate lines, and the drain lines;

a plurality of pixel electrodes each connected to the source of the corresponding thin film transistor and partially formed on the interlayer insulation film;

a second substrate disposed opposing the first substrate;

a liquid crystal layer arranged between the first and second substrates;

a common electrode formed on the second substrate; and

an orientation dividing portion for dividing an orientation direction of liquid crystal by generating weak electric fields and/or electric fields in a sloped direction.

29. The liquid crystal display as claimed in claim 28, wherein the interlayer insulation film has a thickness which can alleviate influence on the liquid crystal layer from an electric field generated by the thin film transistor, the gate lines, and the drain lines.

30. The liquid crystal display as claimed in claim 28, wherein the interlayer insulation film has a thickness of at least 0.5 μm .

31. The liquid crystal display as claimed in claim 28, wherein the interlayer insulation film has a thickness of at least 1 μm .

32. The liquid crystal display as claimed in claim 28, wherein the interlayer insulation film has a thickness which is equal to or greater than half of an interval between two adjacent pixel electrodes.

33. The liquid crystal display as claimed in claim 28, wherein at least a part of each thin film transistor and/or gate line and/or drain line is disposed beneath a corresponding pixel electrode.

34. The liquid crystal display as claimed in claim 33, wherein the interlayer insulation film has a thickness which is equal to or greater than half of an interval between two pixel electrodes.

35. The liquid crystal display as claimed in claim 33, wherein the width by which a part of each thin film transistor and/or gate line and/or drain line is projected from under a corresponding pixel electrode is no more than twice the thickness of the interlayer insulation film.

36. The liquid crystal display as claimed in claim 33, wherein the width by which a part of each thin film transistor and/or gate line and/or drain line is projected from under a corresponding pixel electrode is no more than half of an interval between two adjacent pixel electrodes.

37. A liquid crystal display, comprising:

a first substrate;

a plurality of gate lines and a plurality of drain lines formed on the first substrate and defining a plurality of pixels;

a thin film transistor for each pixel formed on the first substrate, the thin film transistor having a gate electrode connected to the corresponding gate line, a drain electrode connected to the corresponding drain line, and a source electrode;

an interlayer insulation film formed over the thin film transistors, the gate lines, and the drain lines;

a pixel electrode for each pixel, the pixel electrode being connected to the source electrode of the corresponding thin film transistor and at least partially formed on the interlayer insulation film;

a second substrate disposed opposite the first substrate;

a liquid crystal layer filled between the first and second substrates; and

a common electrode formed on the second substrate, wherein the common electrode defines an orientation control window disposed across the liquid crystal

layer from each pixel, the orientation control window being a region on the second substrate free of the common electrode,

wherein when a voltage is applied between the common electrode and the pixel electrode, weak electric fields are generated in the vicinity of the orientation control window, and electric fields in a sloped direction are generated around edges of the pixel electrode, so that the horizontal orientation of the liquid crystal molecules in a pixel electrode region is controlled through the weak electric fields and the electric fields in a sloped direction.

38. The liquid crystal display as claimed in claim 37, wherein the interlayer insulation film has a thickness which can alleviate an influence on the liquid crystal layer by an electric field generated by the thin film transistors, the gate lines, and the drain lines.

39. The liquid crystal display as claimed in claim 37, wherein the interlayer insulation film has a thickness of at least 0.5 μm .

40. The liquid crystal display as claimed in claim 37, wherein the interlayer insulation film has a thickness of at least 1 μm .

41. The liquid crystal display as claimed in claim 37, wherein the interlayer insulation film has a thickness which is equal to or greater than half of an interval between two adjacent pixel electrodes.

42. The liquid crystal display as claimed in claim 37, wherein at least a part of each thin film transistor and/or gate line and/or drain line is disposed beneath a corresponding pixel electrode.

43. The liquid crystal display as claimed in claim 42, wherein the interlayer insulation film has a thickness which is equal to or greater than half of an interval between two adjacent pixel electrodes.

44. The liquid crystal display as claimed in claim 42, wherein the width by which a part of each thin film transistor and/or gate line and/or drain line is projected from under a corresponding pixel electrode is no more than twice the thickness of the interlayer insulation film.

45. The liquid crystal display as claimed in claim 42, wherein the width by which a part of each thin film transistor and/or gate line and/or drain line is projected from under a corresponding pixel electrode is no more than half of an interval between two adjacent pixel electrodes.--

REMARKS:

This is a preliminary amendment to the above-referenced application, wherein claim 1 is cancelled without disclaimer or prejudice and new claims 19-45 are added. Pursuant to this amendment, claims 19-45 are pending in the application.

If there are any fees due in connection with the filing of this response, please charge the fees to our Deposit Account No. 50-1314.

Respectfully submitted,

HOGAN & HARTSON LLP.

Date: November 22, 2000

By: 

Wei-Fu Hsu

Registration No. 45,723

Attorney for Applicant(s)

500 South Grand Avenue, Suite 1900
Los Angeles, California 90071
Phone: 213-337-6700
Fax: 213-337-6701

LIQUID CRYSTAL DISPLAY

BACKGROUND OF THE INVENTIONField of the Invention:

The present invention relates to a liquid crystal display (LCD) utilizing the electro-optical anisotropy of liquid crystal, and in particular, to an LCD for achieving a high aperture ratio and a wide viewing angle.

Description of the Prior Art:

The LCD is advantageous in that it is small and light-weight, and has low power consumption. It is thus put into practical use in such fields as in OA and AV equipment. In particular, the active matrix type which uses a thin film transistor (TFT) for the switching element can, in principle, perform static drive of 100% duty ratio in a multiplexed manner, and is used for large screen, animation displays.

Figs. 1 and 2 show the structure of a unit pixel for a conventional LCD; Fig. 1 is a plane view, and Fig. 2 is a cross-sectional view along the line F-F in Fig. 1. A substrate 200 made of glass, etc., is provided, and a gate electrode 201 made of Cr, etc., and a gate line 202 made of Cr, etc., are formed thereon. Gate line 202 integrally connects a row of gate electrodes 201 aligned in the same row direction. Covering them, a gate insulation film 203 made of

Si_3N_4 , etc., is formed. On gate insulation film 203, there is formed an island-like amorphous silicon (a-Si) layer 204 in a region corresponding to gate electrode 201. The a-Si layer 204 will act as an operating layer for the TFT. Amorphous silicon regions doped with impurities, are formed at both ends of a-Si layer 204 creating ($\text{N}^+\text{a-Si}$) layers 206 to act as contact layers. Between a-Si layer 204 and ($\text{N}^+\text{a-Si}$) layers 206, an etching stopper 205 made of Si_3N_4 is formed as required for structural reasons. Further, on ($\text{N}^+\text{a-Si}$) layers 206, there are respectively disposed a source electrode 207 and a drain electrode 208 both made of material having a high-melting point, such as Al/Si, etc. In regions other than a TFT region on gate insulation film 203, a pixel electrode 210 is formed, made of Indium Tin Oxide (ITO) which is transparent and conductive. Further, a drain line 209 is also provided for integrally connecting a column of drain electrodes 208 aligned in the same column direction. Covering all of the components mentioned above, an alignment layer 211 made of a polymer film, such as polyamide, is formed. Alignment layer 211 is subjected to predetermined rubbing processing for controlling the initial orientation of liquid crystal molecules. On alignment layer 211, a liquid crystal layer 230 is formed, on which another glass substrate 220 is disposed opposing substrate 200. A common electrode 211 made of ITO is formed on the entire surface of glass

substrate 220, opposing substrate 200. Common electrode 221 is covered by an alignment layer 222 made of polyamide, etc., which is subjected to rubbing processing.

Liquid crystal is a nematic phase having, for instance, positive anisotropy of dielectric constant. When it is used for an LCD, a twist nematic (TN) mode is employed in which orientation vectors of liquid crystal molecules are twisted by 90 degrees between the top and bottom substrates 200, 220. A polarizing plate (not shown) is generally provided outside each substrates 200/220 such that, in the TN mode, a polarizing axis thereof matches a rubbing direction of alignment layer 211/222 on corresponding substrate 200/220. Thus, when no voltage is applied, linearly polarized light incoming through one of the polarizing plates proceeds within liquid crystal layer 230 while revolving along the twisted orientation of the liquid crystal molecules, until it comes out from the other polarizing plate. The LCD then displays white. On the other hand, a predetermined voltage is applied between pixel electrode 210 and common electrode 221, and an electric field is formed in liquid crystal layer 230, so that liquid crystal molecules change their orientation due to their dielectric constant anisotropy such that their long axes become parallel to the electric field. As a result, the twisted orientation of the liquid crystal molecules is destroyed, and incoming linearly polarized light is thus

forced to stop revolving in liquid crystal layer 230. Then, only a reduced amount of light comes out from the other polarizing plate, resulting in a gradual change of a displayed color to black. The above mode in which an LCD displays white with no voltage applied and black with voltage applied is referred to as a normally-white mode, which is mainly employed for TN cells.

Another example is a DAP (deformation of vertically aligned phases)-type LCD which uses a nematic phase having a negative anisotropy of dielectric constant for an LCD, and a vertical alignment layer for DAP orientation films 211, 222. A DAP-type LCD, which is one example of those employing electrically controlled birefringence (ECB), utilizes a difference in a refractive index between a long axis and a short axis of liquid crystal molecules, i.e., birefringence, for controlling transmission and displayed colors. For this type, a polarizing plate is formed in a crossed Nicols arrangement outside each of substrates 200, 220. When voltage is applied, linearly polarized light introduced via one of the polarizing plates is converted into elliptically polarized light via birefringence in liquid crystal layer 230. The retardation of this elliptically polarized light, i.e., the difference in phase speed between ordinary and extraordinary ray, is controlled according to the strength of electric fields generated in liquid crystal layer 230,

wherein the strength of the electric fields are determined depending on a voltage applied to liquid crystal layer 23. Then, colored light as desired will come out from the other polarizing plate on the LCD at a desired transmission according to the controlled retardation amount. As described above, an LCD obtains a desired transmission or displays desired hues by controlling light revolution or birefringence in liquid crystal. This controlling is effected by applying a desired voltage to liquid crystal which is sandwiched by a pair of substrates having predetermined electrodes formed thereon. In other words, in a TN mode, the strength of transmitted light can be controlled by controlling a retardation amount by changing the orientation of liquid crystal molecules. In an ECB mode, hue separation is also achieved by controlling the strength of transmitted light, which depends on wavelength. A retardation amount depends on an angle formed by a long axis of a liquid crystal molecule and the direction of an electric field generated in the liquid crystal. However, even if this angle is primarily controlled by adjusting electric field strength, a relative retardation amount will vary depending on an angle at which an observer views the LCD, i.e., a viewing angle. As viewing angle varies, the strength or the hues of transmitted light also changes. This is a problem of view angle dependency of an LCD.

SUMMARY OF THE INVENTION

This invention has been conceived to overcome the above problems and aims to provide a liquid crystal display for achieving a wider viewing angle through appropriate control of the orientation of liquid crystal molecules.

In order to achieve the above object, according to one aspect of the present invention, there is provided a liquid crystal display comprising a first substrate including a plurality of pixel electrodes arranged in a matrix for driving a liquid crystal; a thin film transistor having a drain electrode, a gate electrode, a semiconductor layer, and a source electrode connected to corresponding one of the plurality of pixel electrodes; a gate line connected to the gate electrode; and a drain line connected to the drain electrode; a second substrate disposed opposing the first substrate having a liquid crystal layer in between, wherein the plurality of pixel electrodes are formed on an inter-layer insulation film which has been formed covering the thin film transistor, the gate line, and the drain line; a common electrode for driving liquid crystal is formed on the second substrate; and an orientation control window of a predetermined pattern is formed to have no common electrodes formed in a region opposing each one of the corresponding plurality of pixel electrodes.

With this arrangement, a liquid crystal layer is situated

a distance λ between two adjacent pixel electrodes.

With an inter-layer insulation film of the above thickness, a TFT and associated electrode lines do not affect a liquid crystal layer through electric fields. Then, the orientation of liquid crystal molecules can be effectively secondarily controlled through sloped electric fields generated in the liquid crystal layer around the edges of an orientation control window and a pixel electrode.

In one aspect, a pixel electrode is formed in a region defined by the gate and drain lines, overlapping, via the inter-layer insulation film, with the gate line and/or the drain line.

That is, separated by an inter-layer insulation film, a pixel electrode is situated in a different layer from that of gate and drain lines, having a sufficient interval between them. This allows provision of a pixel electrode overlapping with the gate and drain lines so that a larger display region and an increased aperture ratio can be secured.

In another aspect, at least a part of a TFT and gate and drain lines are disposed below a pixel electrode having an inter-layer insulation film in between them.

With this arrangement, the orientation of liquid crystal molecules can be kept free from disturbance due to the influence of electric fields caused by the TFT and lines on the liquid crystal.

09724056-112000

In another aspect, a TFT and gate and drain lines are situated, being projected from a region corresponding to the bottom of a pixel electrode by an extent y , wherein half of the extent y is equal to or less than a thickness α of the inter-layer insulation film, or half of an interval λ between two adjacent pixel electrodes.

The projected TFT and associated lines as above do not cause any difference in the effect in eliminating the influence of the electric fields caused by the TFT and lines on the liquid crystal.

In another aspect, an orientation control window is formed in a region opposite to a pixel electrode, for instance, along the diagonal line of the pixel electrode. Alternatively, it is shaped substantially like the letter X such that its crossing point falls on the opposing region corresponding to around the center of the pixel electrode.

With either arrangement, when a voltage is applied between a common electrode and respective pixel electrodes, electric fields are generated in the sloped direction around the edges of the orientation control window and the pixel electrode without receiving adverse influence from electric fields which have been generated by the electrodes and lines situated below. As a result, liquid crystal molecules can be easily controlled to have appropriate orientation.

In another aspect, an orientation control window is formed

including a linear part extending straight and substantially in parallel to any of the edges of a pixel electrode, and branch parts extending continuously from both ends of the linear part toward respective corners of the pixel electrode, wherein the linear part is formed on a region opposing a region around the center of the pixel electrode. With this arrangement, the orientation of liquid crystal molecules can be controlled to be in a further appropriate condition.

BRIEF DESCRIPTION OF THE DRAWINGS

The above and the other objects, features, and advantages, will become further apparent from the following description of the preferred embodiments taken in conjunction with the accompanying drawings wherein:

Fig. 1 is a plane view showing the structure of a unit pixel for a conventional LCD;

Fig. 2 is a cross-sectional view along the line F-F in Fig. 1;

Fig. 3 is a plane view showing the structure of a unit pixel for an LCD according to a first preferred embodiment of the present invention;

Fig. 4 is a cross-sectional view along the line A-A in Fig. 3;

Fig. 5, Fig. 6, and Fig. 7 are cross-sectional views showing equipotential lines and orientation of liquid crystal

molecules in a liquid crystal cell in the vicinity of a gate line;

Fig. 8 shows transmission at points along the edges of pixels on a gate line side;

Fig. 9, Fig. 10, and Fig. 11 are cross-sectional views showing equipotential lines and orientation of liquid crystal molecules in a liquid crystal cell in the vicinity of a drain line;

Fig. 12 shows transmission rate at points along the edges of pixels on a drain line side;

Fig. 13 is a plane view showing the structure of a unit pixel for an LCD according to a second preferred embodiment of the present invention;

Fig. 14 is a cross-sectional view along the line A-A in Fig. 13;

Fig. 15 shows approximate orientation of liquid crystal molecules in a driven state within one unit pixel having the structure shown in Fig. 13;

Fig. 16 is a plane view showing the structure of a unit pixel for an LCD according to a third preferred embodiment of the present invention;

Fig. 17 is a cross-sectional view along the line C-C in Fig. 13;

Fig. 18 is a cross-sectional view along the line D-D in Fig. 13;

Fig. 19 is a cross-sectional view along the line E-E in Fig. 13;

Fig. 20 is a cross-sectional view showing equipotential lines and orientation of liquid crystal molecules in a liquid crystal cell;

Fig. 21 is a plane view showing the structure of a unit pixel for an LCD according to a fourth preferred embodiment of the present invention; and

Fig. 22 shows approximate orientation of liquid crystal molecules in a driven state within one unit pixel having the structure shown in Fig. 21.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiment 1

Figs. 3 and 4 show the structure of a unit pixel for an LCD according to a first embodiment of the present invention. Fig. 3 is a plane view; Fig. 4 is a cross-sectional view along the line A-A in Fig. 3. A transparent substrate 10 made of glass, etc., is provided. On substrate 10, a conductive film made of Cr, etc., is formed in a predetermined shaped to have a thickness of 1500\AA by means of etching using photo-lithography, whereby a gate electrode 11 and a gate line 12 are constituted. A gate line 12 integrally connects a row of gate electrodes 11 aligned in the same row direction. Covering the whole of substrate 10,

057E1056 442200
a Si_3N_4 or SiO_2 layer is formed having a thickness of 2000Å to 4000Å by means of CVD to thereby constitute a gate insulation film 13. On gate insulation film 13, an a-Si layer 14 is formed in a region corresponding to gate electrode 11, so that it will act as an operating layer for the TFT. Amorphous Si regions doped with impurities are formed at both ends of a-Si layer 14 so as to obtain ohmic characteristics, forming ($\text{N}^+\text{a-Si}$) layers 16. Between a-Si layer 14 and ($\text{N}^+\text{a-Si}$) layers 16, an etching stopper 15 is formed, made of (Si_3N_4).

These a-Si layer 14, ($\text{N}^+\text{a-Si}$) layer 16, and etching stopper 15 are formed as follows. After gate insulation film 13 has been formed by means of CVD as mentioned above, an a-Si layer and a Si_3N_4 layer are successively formed thereupon in this order by means of CVD. The obtained Si_3N_4 layer is then etched to become an etching stopper 15. Subsequently, after a ($\text{N}^+\text{a-Si}$) layer has been formed by means of CVD on the layers already formed, the a-Si and ($\text{N}^+\text{a-Si}$) layers are collectively etched into the same shape, namely, the island-shape of a TFT. The etched a-Si and ($\text{N}^+\text{a-Si}$) layers become an a-Si layer 14 and a ($\text{N}^+\text{a-Si}$) layer 16, respectively.

Following the above, Al/Si is sputtered onto the layers formed thus far until it has an accumulated a thickness of 700/1000Å. The obtained Al/Si layer is etched into a predetermined pattern to thereby constitute a source

09721056 112300

electrode 17 and a drain electrode 18, which are connected to respective (N⁺a-Si) layers 16. With the above, a TFT has been constituted. In addition to the above, a drain line 19 is provided, intersecting gate line 12, for integrally connecting a column of drain electrodes 18 aligned in the same column direction.

Covering all of the above members, a Si₃N₄ or SiO₂ film having a thickness of 1 to 5μm is formed over the entire substrate 10. This film will act as an inter-layer insulation film 20. A contact hole 21 is formed in inter-layer insulation film 20 by etching, so as to pass therethrough.

Further, a region enclosed by gate lines 12 and drain lines 19 on inter-layer insulation film 20 is sputtered with ITO, and the ITO is then etched into a pattern shown in Fig. 3, to become a pixel electrode 22. Pixel electrode 22 is connected to source electrode 17 through contact hole 21. Note that pixel electrode 22 is formed extending above drain line 19 and the TFT, having inter-layer insulation film 20 in between them.

Covering inter-layer insulation film 20 and pixel electrode 22, an alignment film 22 made of polyimide, etc., is formed. Rubbing the surface of alignment film 22 in the direction from upper right to lower left results in controlling liquid crystal molecules to have uniform initial orientation.

On a first substrate (a TFT substrate) having the above structure, a second substrate (an opposing substrate) made of transparent material, such as glass, is disposed opposing the first substrate, and a liquid crystal layer 40 is formed between the first and second substrates. On the surface of the second substrate facing the first substrate, a common electrode 31 made of ITO is formed covering most of the second substrate. A band region having no electrode formed therein is made by means of etching the common electrode 31 in the region corresponding to pixel electrode 22. This band region, constituting an orientation control window 32, spreads in the diagonal direction of the pixel. Similar to the first substrate side, the surface of the second substrate having common electrode 31 formed thereon is covered by an alignment film 33 made of polyimide, etc. The surface of film 33 is also rubbed in the direction from bottom right to upper left to impart uniform initial orientation to liquid crystal molecules. Also, for an LCD in the normally-white mode, orientation control window 32 is covered by a light-shielding film 41 made of Cr, etc., on the second substrate side. A layer 41 is also provided to cover gaps between pixel electrodes 22. Covering these light-shielding layers 41, inter-layer insulation film 42 is formed, and the above mentioned common electrode 31 is formed on this inter-layer insulation film 42.

Particularly in the TN mode, rubbing directions for alignment films 23, 33 are defined so as to be orthogonal to each other, so that liquid crystal molecules are arranged twisted by 90 degrees between the two films 23, 33. The outsides of both substrates 10, 30 are covered by polarizing plates (not shown) such that polarizing light axes thereof match to respective rubbing directions.

In a pixel cell in which an orientation control window 32 is formed traversing the pixel from upper right to lower left as shown in Fig. 13, the rubbing direction for alignment film 33 on the second substrate side is defined as traversing the pixel from upper left to lower right, i.e., orthogonal to the extended line of alignment control window 32 in the longitudinal direction. With this arrangement, when voltage is applied and an electric field is thus generated in a sloped direction around the edges of orientation control window 32, liquid crystal molecules nearby will rise, moving in the shortest distance, such that one end of their long axes becomes closer to the electric field direction. In other words, respective liquid crystal molecules are inclined towards the nearest edge of the four edges of the window 32. Liquid crystal molecules are resultantly inclined in the opposite directions between both sides of the window 32.

On the first substrate side, electric fields are generated in the sloped direction around the edges of pixel electrode

22 when a voltage is applied. Due to these electric fields, liquid crystal molecules in the neighborhood of the respective edges of pixel electrode 22 rise such that their outer ends are lifted. This movement results in molecules having opposite ends lifted between the upstream side and the downstream side of the rubbing direction.

As described above, opposite ends of LC molecules are made to rise between both sides of orientation control window 32, having the window 32 as a boundary, on the second substrate side. In the liquid crystal corresponding to the window, the initial orientation of the molecules is maintained since there is a field-free region or a region around which only a weak electric field is generated, wherein the weak electric field has a lower voltage than which is necessary to drive liquid crystal molecules. In other words, horizontal orientation of liquid crystal molecules becomes opposite between the two sides, so that pixel dividing is achieved. This enables a wide viewing angle. Note that regions where liquid crystal molecules rise against a pre-tilt angle imparted through rubbing are referred to as a reverse tilt domain.

As described above, in the structure shown in Figs. 3 and 4, the orientation of liquid crystal molecules is secondarily controlled through electric fields generated in the sloped direction around the edges of pixel electrode 22 and

alignment control window 32, so that pixel dividing is achieved. In particular, these electric fields are not disturbed by a voltage difference between pixel electrode 22 and gate electrode, drain electrode, and associated lines 11, 12, 18, 19 in a structure wherein the pixel electrode 22 is situated in an upper layer of the TFT having an inter-layer in between, in other words, the former is kept away from the latter. As a result, preferable pixel dividing can be achieved.

As will be understood from the above, in the structure shown in Figs. 3 and 4, the influence on the state of display of an electrode and associated lines 11, 12, 18, 19 is determined according to the thickness of the inter-layer insulation film 20.

Figs. 5 to 7 show the results of simulation as to orientation of liquid crystal molecules when the thickness α of inter-layer insulation film 20 is varied. In the drawings, equipotential lines are shown by dotted lines; aligned liquid crystal molecules are shown by a solid thick line. The orientation of liquid crystal molecules depends on the shape formed by an equipotential line. Pixel electrode (PX1) represents a pixel having an end in the vicinity of which molecules present normal orientation; pixel electrode (PX2) represents a pixel having an end in the vicinity of which a reverse tilt domain is caused. In simulation, a

driving voltage is applied between common electrode (COM) and respective pixel electrodes (PX1, PX2) to put a TN phase liquid crystal layer in a driven state. The pixel electrode (PX1) is located toward one end of the gate line (GATE), while the pixel electrode (PX2) is located toward the other end of the gate line (GATE). The interval between pixel electrodes (PX1, PX2) and gate line (GATE), or an inter-layer distance ($\beta g \doteq \alpha$), is varied between to be $1\mu\text{m}$, $3\mu\text{m}$, or $5\mu\text{m}$ in the simulation. In addition, an interval between pixel electrodes (PX1, PX2) is defined as twice an inter-layer distance βg , that is, $2\mu\text{m}$, $6\mu\text{m}$, and $10\mu\text{m}$ in Figs. 5, 6, and 7, respectively. Note that, in actual fact, gate insulation film 13 intervenes between gate line 12 and pixel electrodes 22, which is, however, neglected here as its thickness is only one-tenth of the thickness α of inter-layer insulation film. In other words, the thickness α is considered to be substantially equal to an inter-layer distance ($\beta g \doteq \alpha$) in the simulation.

Referring to Fig. 5, the case of a relatively small inter-layer distance βg , i.e., $1\mu\text{m}$, a reverse tilt domain (RT) is caused on the pixel electrode (PX2) side, and the orientation (DIR) of molecules is disturbed on the pixel electrode (PX1) side. This may be due to a large amplitude gate voltage, and electric fields generated by pixel electrodes (PX1, PX2) are thus affected by an electric field generated by the gate line

(GATE).

Referring to Fig. 6, although a reverse tilt domain (RT) is still caused on the pixel electrode (PX2) side, the orientation is less disturbed on the pixel electrode (PX1) side. This may be because an electric field generated by the gate line (GATE) has less affect as the inter-layer distance βg grows larger, such as $3\mu\text{m}$ in this example.

Referring to Fig. 7, in which the inter-layer distance βg is further widened to $5\mu\text{m}$, the orientation (DIR) is further less disturbed on the pixel electrode (PX1) side, though a small reverse-tilt domain (RT) is still observed on the pixel electrode (PX2) side.

Fig. 8 shows transmission of a liquid crystal cell at points along the edges of pixel electrodes (PX1, PX2) and the gate line GATE when the inter-layer distance βg is $1\mu\text{m}$, $3\mu\text{m}$, or $5\mu\text{m}$. This result was obtained using a cell which is covered by a polarizing plate arranged in a crossed Nicols manner. A $10\mu\text{m}$ wide gate line (GATE) overlaps pixel electrodes (PX1, PX2) at each respective ends by $3\mu\text{m}$. The vertical axis indicates transmission up to 0.5; the horizontal axis indicates positional relationship viewed in the direction horizontally perpendicular to the longitudinal direction of the gate line (GATE). According to this drawing, transmission peaks, for $1\mu\text{m}$, within regions corresponding to pixel electrodes (PX1, PX2). That is, a

09721056 "12300

boundary between normal and reverse tile regions is formed in these corresponding regions, so that light goes through the liquid crystal via this boundary. In the case of $3\mu\text{m}$, transmission is peaks in a region corresponding to the pixel electrode (PX2) at a point on a slightly outer side of the pixel than that in the case of $1\mu\text{m}$. No peak is observed for pixel electrode (PX1). In the case of $5\mu\text{m}$, transmission is peaked in a vicinity region the edge of the pixel electrode (PX1). This region, however, is overlapped with the gate line (GATE), and the state of the display is thus not affected. In the region of the pixel electrode (PX2), transmission peaks at positions on a further outer side of the pixel than in cases of $1\mu\text{m}$ and $3\mu\text{m}$. This proves less influence on the state of display.

Note that if pixel electrodes are situated apart from each other by an extent more than twice the inter-layer distance ($\beta g \div \alpha$), an electric field generated by the gate line (GATE) will act on the liquid crystal layer via the interval distance between the pixel electrodes (PX1, PX2), creating larger influences. Simulation results will then naturally be worse. Pixel electrodes (PX1, PX2) must be positioned, separate from each other by at least 4 to $5\mu\text{m}$ due to layout restriction or a fine processing restriction. Thus, the film thickness α of inter-later insulation film 20 is preferably set as $3\mu\text{m}$ or more, referring to the results shown in Figs. 6

and 7, so that pixel electrodes 22 are desirably separated by $6\mu\text{m}$ or more accordingly.

Similarly, Figs. 9 to 11 show simulation results obtained while an inter-layer distance ($\beta g \div \alpha$) between a drain line (DRAIN) and pixel electrodes (PX1, PX2) is changed to be $1\mu\text{m}$, $3\mu\text{m}$, or $5\mu\text{m}$. The pixel electrode (PX1) is located toward one end of the drain line (DRAIN), while the pixel electrode (PX2) is located toward the other side of the drain line (DRAIN). In the drawings, equipotential lines for respective cases are shown by dotted lines and liquid crystal molecules are shown by solid dashes. Orientation depends on the shape formed by equipotential lines. Pixel electrode (PX1) represents a pixel having an end in the vicinity of which molecules present normal orientation; pixel electrode (PX2) is a pixel having an end in the vicinity of which a reverse tilt domain is caused. Referring to Fig. 9, a reverse tilt domain (RT) is caused in the region corresponding to pixel electrode (PX2) due to the influence of an electric field generated by the drain line (DRAIN). However, the orientation (DIR) is not significantly disturbed in the region for pixel electrode (PX1) as the liquid crystal layer is less affected by a drain voltage with an effective value smaller than that of a gate voltage.

Referring to Fig. 10, a reverse tilt domain (RT) caused by an electric field generated by the drain line becomes smaller

than that observed in Fig. 9 in the region for pixel electrode (PX2). The orientation (DIR) is not disturbed at all in the region for pixel electrode (PX1). Referring to Fig. 11, neither reverse tilt domain nor disturbance in orientation is recognized in the regions for pixel electrodes (PX1, PX2).

Fig. 12 shows transmission of a liquid crystal cell at points along the edges of pixel electrodes (PX1, PX2) and the drain line (DRAIN) when an inter-layer distance (βg) is $1\mu\text{m}$, $3\mu\text{m}$, and $5\mu\text{m}$. The vertical axis indicates transmission up to 0.5; the horizontal axis indicates positional relationship viewed in the direction vertical to the longitudinal direction of the drain line (DRAIN). For $1\mu\text{m}$, transmission peaks in a region corresponding to pixel electrode (PX2), most of which overlaps the drain line (DRAIN). For $3\mu\text{m}$ and $5\mu\text{m}$, a region where a peak is observed on the pixel electrode (PX2) side completely overlaps with the drain line (DRAIN), and the state of display is thus not affected at all, as light having transmitted therethrough is cut-off by the drain line (DRAIN). On the pixel electrode (PX1) side, a position for peaked transmission completely overlaps the drain line (DRAIN), and the state of display is thus not adversely affected.

Based on the above, it may be concluded that a structure having an inter-layer insulation film 20 of $1\mu\text{m}$ or more

thick, particularly on a gate line side, is effective in obtaining a normal tilt region, as well as in leaving a reverse tilt region caused by electric fields generated in the sloped direction around the edge of a pixel electrode. To be specific, when an interval between a pixel electrode 22 and a gate electrode and associated lines 11, 12 can be kept sufficiently long by employing an inter-layer insulation film 20 having thickness as above, liquid crystal molecules can be protected against disturbance to their orientation due to the influence of a gate voltage, securing a normal tilt region, and in addition, orientation control can be effectively performed around the edges of pixel electrode 22 through a diagonal electric field, leaving a reverse tile region. Further, when an orientation control window 32 is formed in common electrode 31, as shown in Figs. 3 and 4, and electric fields in the sloped direction are generated also thereabout, a reverse tilt domain is formed extending to orientation control window 32 in cooperation between controls around the edges of pixel electrode 22 on a gate line 12 side, and those inside a pixel region around orientation control window 32. As a result, the orientation of liquid crystal molecules differs between both sides of orientation control window 32 (for instance, upper left and lower right sides of the window 32 in Fig. 3). As described above, pixel electrode and a TFT and associated electrode lines, when separated in the

direction of the film thickness, allow effective orientation control around the edges of the pixel electrode. As a result, the orientation of liquid crystal molecules along the edges of a pixel electrode which are perpendicular to the average of the directions in which respective molecules are aligned can be easily controlled. Further, orientation control effected from both edges of a pixel electrode (22) on gate line sides is gradually taken over by controls effective around an orientation control window 32, as the window goes into the inner side of a pixel cell, until the boundary of different orientation is finally defined on the orientation control window. In this way, preferable pixel dividing is achieved. Note that an inter-layer insulation film 20 having a thickness of $0.5\mu\text{m}$ or more, instead of $1\mu\text{m}$ as mentioned above, can similarly avoid disturbance to the orientation of liquid crystal molecules due to a gate voltage.

In this embodiment, pixel electrode 22 is formed extending to a gate electrode 11, a drain electrode 18, and associated lines 12, 19. This structure allows securing a maximum display region within a region defined by respective electrodes and associated lines 11, 12, 18, 19, thereby significantly increasing an aperture ratio. A long inter-layer distance between pixel electrode 22 and gate and drain lines 11, 19 allows provision of pixel electrode 22 extending to those lines while the electric field in the liquid crystal

layer is not affected by the electric fields generated by those lines. Actual experimental results obtained showed a greater than 10% improvement in aperture ratio, compared to the prior art when using the above structure.

Embodiment 2

Figs. 13 and 14 show a structure of a unit pixel for an LCD according to a second preferred embodiment of the present invention. Fig. 13 is a plane view; Fig. 14 is a cross-sectional view along the line B-B in Fig. 13. Electrode arrangement is almost the same as that in the first embodiment. That is, a TFT substrate first substrate comprises a substrate 50, a gate electrode 51, a gate insulation film 53, an a-Si layer 54, an etching stopper 55, an (N⁺a-Si) layer 56, and a source and drain electrode 57/58, which are layered on the substrate 50 in that order; gate and drain electrodes 51, 58 are formed integral to respective gate and drain lines 52, 59; an inter-layer insulation film 60 is formed covering the TFT and associated respective electrode lines; a pixel electrode 62 is formed on inter-layer insulation film 60, connecting to source electrode 57 via a contact hole 61. An opposing substrate (second substrate) comprising glass substrate 70 is provided opposing to the TFT substrate with a liquid crystal layer 80 there between; a common electrode is formed on glass substrate 70;

and an orientation control window 72 is formed in common electrode 71. In this example, a DAP-type LCD is used, in which the liquid crystal is in a nematic phase having negative dielectric constant anisotropy, and vertical alignment layers 63, 73 are formed on the surfaces of respective substrates. Orientation control window 72 is formed in a shape, substantially along diagonal lines of the pixel.

Based on a similar analysis as that made for the first embodiment, this embodiment is characterized by application of an inter-layer insulation film 60 having a thickness of at least $0.5\mu\text{m}$, and preferably $1\mu\text{m}$ or more. Separated by this film 60, pixel electrode 62 is positioned away from a TFT and associated electrode lines, having a sufficient distance in between. The orientation of liquid crystal molecules is less affected by the influence of electric fields generated by the TFT and associated lines, and therefore less disturbed. As a result, orientation control can effectively be performed around the edges of pixel electrode 62 and orientation control window 72. More specifically, as conceptually shown in Fig. 15, the horizontal orientations of liquid crystal molecules are designated in the regions along the edges of respective pixels through sloped electric fields generated thereabout, and this designation is gradually made through electric fields generated around orientation control window

72 as it goes into an inner side of the pixel until a boundary of different orientation is fixedly defined on orientation control window 72. As a result, constant and preferable pixel dividing over the entire pixel is achieved, which enables a wider angle of visibility.

Embodiment 3

Figs. 16, 17, 18, and 19 show the structure of a unit pixel for an LCD according to a third preferred embodiment of the present invention. Fig. 16 is a plane view and Figs. 17, 18, and 19 are respective cross-sectional views along the lines C-C, D-D, and E-E in Fig. 16. In this embodiment, on a substrate 100, a drain electrode 101, a source electrode 102, and a drain line 103 all made of a low resistive metal, such as, Cr, Al, Ta, ITO are formed. Drain electrode 101 and drain line 103 are integrally formed. Above these, an a-Si layer 104 and a gate insulation film 105 are formed in this sequence, forming a gate line 107 made of Al, etc. A part of gate line 107 constitutes a gate electrode 106, which is disposed on the drain electrode 101 and source electrode 102. These together constitute a TFT. Covering the TFT and associated electrode lines, an inter-layer insulation film 108 is provided, with a contact hole CT formed throughout. This film 108 is made of material having planation characteristic, such as SOG (spin on glass), BPSG (boro-

phospho silicate glass), etc. On inter-layer insulation film 108, a pixel electrode 109 is formed using a conductive light-reflecting material, such as Al, which is connected to source electrode 102 via contact hole CT. The entire surface of pixel electrode 109 is covered by a vertical alignment film 100 of a polyimide or the like.

Above the film 100, a liquid crystal layer 130 is provided, with a common electrode 121, made of ITO, further provided on the layer 130. In common electrode 121, an orientation control window 122 is made having no ITO electrodes formed therein. Common electrode 121 is formed on a transparent substrate 120, and a vertical alignment film 123, made of polyimide, etc., is formed on the common electrode 121 so as to cover almost all the substrate 120.

In this embodiment, the employed LCD is a DAP-type, in which the liquid crystal has negative dielectric constant anisotropy. Its liquid crystal molecules 131 are controlled so as to have initial orientation in the ordinary direction of the substrate plane. This LCD, at the same time, is a reflection-type which employs a reflector electrode for a pixel electrode 109. As a reflection-type LCD requires a flat pixel electrode 109, a planation insulation film is used for inter-layer insulation film, which is a base for pixel electrode 109. Although a stagger-type TFT is employed here, in which gate electrode 106 is placed up an a-Si layer to

ensure reduced entire height of the TFT, it is not limited to this type, and a reversed stagger type may also be used.

Similar to the first and second examples, a wide viewing angle can be secured in this example through controls on liquid crystal molecules through sloped electric fields generated around the edges of pixel electrode 109 and weak electric fields generated around the edges of orientation control window 122.

In the third embodiment, as shown in Figs. 16 to 19, the TFT, associated electrode, and lines, 101, 102, 103, 106, 107 are situated below pixel electrode 109, which almost fully covers them. This arrangement is effective in preventing uncontrolled electric fields generated by these electrodes and lines from affecting liquid crystal layer 130, resulting disturbance to the liquid crystal molecule orientation. Therefore, a large vertical distance is not required between pixel electrode 109 and electrode lines in this arrangement, so that the problems stemming from use of a thick inter-layer insulation film 108, including a decreased throughput and increased contact resistance between pixel electrode 109 and source electrode 102, can be solved.

In this way, the amplitude of a signal and the strength of electric field generated are longer and stronger on the gate line side than on the drain line side. That is, liquid crystal is more disturbed on the gate line side. In order to

reduce such disturbance on the gate line side, a gate line (GATE) is situated below the pixel electrode (PX1) with an inter-layer insulation film in between such that one end of the gate line (GATE) is positioned matched to that of the pixel electrode (PX1). Fig. 20 shows the result of simulation obtained using this structure, wherein a dotted line represents an equipotential line, and solid dashes represents a liquid crystal molecules. In this structure, the thickness of an inter-layer insulation, i.e., an inter-layer distance (βg) between a pixel electrode (PX1) and a gate line (GATE), is considered less than $1\mu\text{m}$, in this case, around $0.5\mu\text{m}$. This value is interpolated from the fact that, given an inter-layer insulation film 108 is $1.0\mu\text{m}$ thick, the total film thickness of the TFT (see Fig. 17) or that of gate line 107, an a-Si layer 103, and a gate insulation film 105 (see Fig. 18) are each around $0.5\mu\text{m}$. Despite the small inter-layer distance βg , the orientation of liquid crystal molecules within a pixel region is not adversely affected, though some distortion is recognized in equipotential lines. In general, preferable orientation control is achieved here.

Further, experience shows that the orientation of liquid crystal molecules is not affected by an electric field generated by a gate line (GATE) which is situated having one end projected from a region corresponding to pixel electrode (PX1) by an extent y , wherein the extent y is equal to or

less than a half of an inter-layer distance or an interval between pixel electrodes (PX1, PX2).

Embodiment 4

Fig. 21 is a plane view showing a unit pixel for an LCD according to a fourth embodiment of the present invention. In this example, a rectangular pixel electrode 109 is employed. Accordingly, orientation control window 122 is formed having a linear part in a center region corresponding to around the inner part of pixel electrode 109.

In the first, second, and third embodiments, none of the edges of pixel electrode 109 and a longitudinal direction of orientation control window 112 are parallel to each other. In such a structure, the continuum characteristic of liquid crystal alone maintains the continuity in orientation between liquid crystal molecules controlled to be directed perpendicular, in plane view, to the edge of pixel electrode 109 and those to the edge of the orientation control window. In other words, a boundary may be caused between different orientations within the liquid crystal between the edges of pixel electrode 109 and orientation control window 122. In order to eliminate such a boundary, a rectangular pixel electrode 109 is employed so as to create a long part of orientation control window 122 which runs parallel to the edges of pixel electrode 109. To be specific, orientation

control window 122 includes a linear part and branch parts, the linear part runs substantially parallel to any of the edges of pixel electrode 109, and branch parts extend continuously from the ends of the linear part towards respective corners of pixel electrode 109. As shown in Fig. 22, this arrangement guarantees a relatively large area in which controls begun from around the edges of orientation control window 112 and those from around the edges of pixel electrode 109 designate the same orientation, as compared to areas in which they do not. As a result, the orientation boundary which may be formed somewhere in the liquid crystal layer between the edges of pixel electrode 109 and orientation control window 122 becomes relatively less influential, and orientation control can be made in a preferable manner.

What is claimed is:

1. A liquid crystal display comprising:

a first substrate including

a plurality of pixel electrodes arranged in a matrix for driving a liquid crystal;

a thin film transistor having a drain electrode, a gate electrode, a semiconductor layer, and a source electrode connected to corresponding one of the plurality of pixel electrodes;

a gate line connected to the gate electrode; and

a drain line connected to the drain electrode;

a second substrate disposed opposing the first substrate having a liquid crystal layer in between,

wherein

the plurality of pixel electrodes are formed on an inter-layer insulation film which has been formed covering the thin film transistor, the gate line, and the drain line;

a common electrode for driving liquid crystal is formed on the second substrate; and

an orientation control window of a predetermined pattern is formed to have no common electrodes formed in a region opposing each one of the corresponding plurality of pixel electrodes.

2. A liquid crystal display as defined in claim 1,
wherein

the inter-layer insulation film has a thickness α of at
least $0.5\mu\text{m}$ or over.

3. A liquid crystal display as defined in claim 1,
wherein

the inter-layer insulation film has a thickness α of at
least $1\mu\text{m}$.

4. A liquid crystal display as defined in claim 1,
wherein

the inter-layer insulation film has a thickness α which is
equal to or greater than a half of the interval χ between two
adjacent pixel electrodes among the plurality of pixel
electrodes.

5. A liquid crystal display as defined in claim 1,
wherein

each of the plurality of pixel electrodes is formed in a
region defined by the gate line and the drain line to
overlap, via the inter-layer insulation film, with at least a
part of the gate line or/and the drain line.

6. A liquid crystal display as defined in claim 5,

the inter-layer insulation film has a thickness α which is equal to or greater than a half of an interval χ between two adjacent pixel electrodes among the plurality of pixel electrodes.

7. A liquid crystal display as defined in claim 1, wherein,

when a voltage is applied into between the common electrode the pixel electrode, weak electric fields are generated in the vicinity of the orientation control window, and electric fields in a sloped direction are generated around edges of the pixel electrode, so that orientation of liquid crystal molecules in a pixel electrode region is controlled through the weak electric fields and the electric fields in a sloped direction.

8. A liquid crystal display as defined in claim 7, wherein

the orientation control window is formed on a region opposing the pixel electrode along a diagonal direction thereof.

9. A liquid crystal display as defined in claim 7, wherein

the orientation control window is formed having a

substantial letter X shape whose crossing point falls on a region opposing to around a center of that pixel electrode.

10. A liquid crystal display as defined in claim 7, wherein

the orientation control window includes a linear part extending straight and substantially in parallel to any of the edges of that pixel electrode, and a branch part extending continuously from both ends of the linear part toward respective corners of that pixel electrode, the linear part being formed on a region closely opposing the center of that pixel electrode.

11. A liquid crystal display comprising:

a first substrate including

a plurality of pixel electrodes arranged in a matrix for driving the liquid crystal;

a thin film transistor having a drain electrode, a gate electrode, a semiconductor layer, and a source electrode connected to a corresponding one of the plurality of pixel electrodes;

a gate line connected to the gate electrode; and

a drain line connected to the drain electrode;

a second substrate disposed opposing the first substrate having a liquid crystal layer in between; and

wherein

the plurality of pixel electrodes are formed on an inter-layer insulation film which has been formed covering the thin film transistor, the gate line, and the drain line;

a common electrode for driving liquid crystal is formed on the second substrate; and

an orientation control window of a predetermined pattern is formed to have no common electrodes formed in a region opposing each one of the corresponding plurality of pixel electrodes; and

at least parts of the thin film transistor, the gate line, and the drain line is disposed below a corresponding one of the plurality of pixel electrode having the inter-layer insulation film in between.

12. A liquid crystal display as defined in claim 11, wherein

the thin film transistor, the gate line, and the drain line are situated while being projected from a region where corresponding one of the plurality of pixel electrodes is formed by an extent y , a half value $y/2$ of the extent y being equal to or less than a thickness α of the inter-layer insulation film.

13. A liquid crystal display as defined in claim 11,

wherein

the thin film transistor, the gate line, and the drain line are situated while being projected from a region where corresponding one of the plurality of pixel electrodes is formed by an extent y , a half value $y/2$ of the extent y being equal to or less than a half of an interval λ between two adjacent pixel electrodes among the plurality of pixel electrodes.

14. A liquid crystal display as defined in claim 11, wherein

the plurality of pixel electrodes are reflector electrodes made of conductive reflective material.

15. A liquid crystal display as defined in claim 11, wherein,

when a voltage is applied into between the common electrode and the pixel electrode, weak electric fields are generated in the vicinity of the orientation control window and electric fields in a sloped direction are generated around the edges of the pixel electrode, so that the orientation of liquid crystal molecules in a pixel electrode region is controlled through the weak electric fields and the electric fields in a sloped direction.

16. A liquid crystal display as defined in claim 11,
wherein

the orientation control window is formed on a region
opposing the pixel electrode along a diagonal direction
thereof.

17. A liquid crystal display as defined in claim 11,
wherein

the orientation control window is formed having a
substantially X shape, with the vertex falling on a region
closely opposing the center of the pixel electrode.

18. A liquid crystal display as defined in claim 11,
wherein

the orientation control window includes a linear part
extending straight and substantially in parallel to any of
edges of that pixel electrode, and branch parts extending
continuously from both ends of the linear part toward
respective corners of that pixel electrode, the linear part
being formed on a region closely opposing the center of that
pixel electrode.

ABSTRACT

A liquid crystal display is disclosed in which a TFT is formed by forming on a substrate (10), a gate electrode (11), a gate insulation film (13), an a-Si layer (14), an etching stopper (15), an (N⁺a-Si) layer (16), a source electrode (17), and a drain electrode (18) in this sequence. Covering this TFT, an inter-layer insulation film (20) is formed, on which a pixel electrode (22) is then formed. In a common electrode (31), there is formed an orientation control window (32) where no electrodes are situated. With this arrangement, it is possible to prevent the orientation of liquid crystal molecules from being disturbed due to the influence of electric fields generated by the gate electrode (11), the drain electrode (18), or their respective associated lines. As a result, the orientation of liquid crystal molecules is effectively controlled through electric fields generated in the sloped direction around the edges of the pixel electrode (22) and orientation control window (32), thereby obtaining preferable pixel dividing and a wider range of visibility.




Fig. 1 PRIOR ART




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7

002277-95072260




Fig. 8




Fig. 9




Fig. 10




Fig. 11

Figure 1 is a line graph showing the Transmission Rate (Y-axis, ranging from 0 to 0.5) versus Lateral Position in micrometers (X-axis, ranging from 0 to 19). The graph displays three curves corresponding to different gate lengths: 1 μm , 3 μm , and 5 μm . The X-axis is marked with positions PX1 (5 μm), DRAIN (8 μm), and PX2 (15 μm). The 1 μm curve shows a sharp peak at PX1 and a broad peak at PX2. The 3 μm and 5 μm curves show broader peaks at PX1 and a sharp peak at PX2.

Fig. 12




Fig. 13




Fig. 14





Fig. 15

Fig. 16



C - C

Fig. 17

Fig. 18




Fig. 19




Fig. 20




Fig. 21




Fig. 22

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Norio KOMA

Serial No: 08/852,486

Filed: May 7, 1997

For: LIQUID CRYSTAL DISPLAY

Art Unit: 2877

Examiner: H. Lee

DECLARATION UNDER 37 CFR §1.131

Assistant Commissioner for Patents
Washington, D.C. 20231

Dear Sir:

I, Norio Koma, of 1-6 Takayajori, Kitagata-cho, Motosu-gun, Gifu, Japan, declare that:

1. I am the named inventor of the above-captioned U.S. patent application.
2. I am informed that U. S. Pat. No. 5,859,683 to Tagusa et al. having a filing date of September 27, 1996, and U. S. Pat. No. 5,808,712 to Hishida et al. having a filing date of September 25, 1996, were cited in an office action in the above-captioned U.S. application, although not relied on to reject any claims.
3. The invention claimed in the above-captioned U.S. application was partly described in my Japanese patent application No. Hei 8-43675, filed in Japan on February 29, 1996, a verified English translation of which is attached hereto. In particular, the subject matter shown in Figs. 1-14 and described in pages 12-28 (up to "Embodiment 3") of the Description of Preferred Embodiment in the above-captioned U.S. application (referred to as the "identified subject matter" in this Declaration), was described in the above Japanese application. As such, the invention of the "identified subject matter" was complete at least by the date of February 29, 1996, which is a date earlier than the filing dates of the Tagusa et al. and Hishida et al. references.

I declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these

statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Respectfully submitted,

Date: May. 30, 2000

Norio Koma

Norio Koma

0974056-1200